Please use this identifier to cite or link to this item:
http://hdl.handle.net/11422/2589
Type: | Relatório |
Title: | High level synthesis of protocols described by a formal description technique |
Author(s)/Inventor(s): | Pirmez, Luci Pedroza, A Mesquita, A |
Abstract: | A methodology that crriciently translates Estelle formal specifications into a VHDL description, suitab]c for High Levei Synthesis of communication protocols is proposed. The effect of the protocol description style in VHDL on the result of the HLS scheduling stcp is discussed by report to the Dynamic Loop Scheduling algorithm. An example using a test protocol is given. |
Keywords: | Síntese de alto nível Protocolos de comunicação High-level synthesis Communication protocols |
Subject CNPq: | CNPQ::CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAO::TEORIA DA COMPUTACAO |
Production unit: | Instituto Tércio Pacitti de Aplicações e Pesquisas Computacionais |
In: | Relatório Técnico NCE |
Issue: | 0497 |
Issue Date: | 31-Dec-1997 |
Publisher country: | Brasil |
Language: | eng |
Right access: | Acesso Aberto |
Citation: | PIRMEZ, L.; PEDROZA, A.; MESQUITA, A. High level synthesis of protocols described by a formal description technique. Rio de Janeiro: NCE, UFRJ, 1997. 12 p. (Relatório Técnico, 04/97) |
Appears in Collections: | Relatórios |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
04_97_000645474.pdf | 642.81 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.