Um estudo dos problemas de projeto de matrizes de portas com tecnologia CMOS

Abstract

This work discusses the aspects related to the basic cell features, and the problems f general array structure. The basic array sizing and spacing parameters, and eletrical and eletrical design problems are evaluated. An analysis of some peripheral circuits, with simulation results, is done. Finally, the results of a greate array reversal engineering are also shown.